- 2017.11.20 17:34 "Re: [Tiff] TIFF tag and compression registration", by Bob Friesenhahn
-
2018.01.16 20:08 "Re: [Tiff] Strategies for multi-core speedups", by
-
2018.01.16 00:15 "Re: [Tiff] Strategies for multi-core speedups", by Bob Friesenhahn
-
2018.01.15 21:41 "Re: [Tiff] Strategies for multi-core speedups", by Larry Gritz
- 2018.01.15 19:17 "[Tiff] Strategies for multi-core speedups", by Larry Gritz
- 2018.01.15 21:46 "Re: [Tiff] Strategies for multi-core speedups", by scott ribe
-
2018.01.16 01:09 "Re: [Tiff] Strategies for multi-core speedups", by Craig Bruce
-
2018.01.16 18:36 "Re: [Tiff] Strategies for multi-core speedups", by
- 2018.01.15 23:29 "Re: [Tiff] Strategies for multi-core speedups", by Larry Gritz
- 2018.01.16 18:48 "Re: [Tiff] Strategies for multi-core speedups", by scott ribe
- 2018.01.16 19:01 "Re: [Tiff] Strategies for multi-core speedups", by Kemp Watson
- 2018.01.16 19:34 "Re: [Tiff] Strategies for multi-core speedups", by Paavo Helde
-
2018.01.16 18:36 "Re: [Tiff] Strategies for multi-core speedups", by
-
2018.01.15 21:41 "Re: [Tiff] Strategies for multi-core speedups", by Larry Gritz
- 2018.01.16 20:18 "Re: [Tiff] Strategies for multi-core speedups", by Kemp Watson
- 2018.01.16 20:23 "Re: [Tiff] Strategies for multi-core speedups", by
-
2018.01.16 00:15 "Re: [Tiff] Strategies for multi-core speedups", by Bob Friesenhahn
2018.01.16 00:24 "Re: [Tiff] Strategies for multi-core speedups", by Bob Friesenhahn
There is no mystery here -- the I/O itself is still serialized, so if it's only 10% of the total runtime, say, even perfectly linear thread scaling and an unlimited number of cores without any lock contention will experience a maximum of 10x improvement. Amdahl's Law and all that. That effect alone adequately explains my lack of thread scalability beyond 8 or so cores, for this application.
The I/O is not necessarily serialized. When using mmap, pread/pwrite, or asynchronous I/O, the I/O can also benefit from multi-threading given that the underlying storage is a multi-disk array or SSDs using PCIe NVMe (capable of up to 1024 simultaneous I/Os).
Amdahl's Law still applies. :-)
Bob
--
Bob Friesenhahn
bfriesen@simple.dallas.tx.us, http://www.simplesystems.org/users/bfriesen/
GraphicsMagick Maintainer, http://www.GraphicsMagick.org/